




Pat'd PCT/IB 03/03202 01 FEB 2005

PCT / IB 03 / 03 202
22 JUL 2003



INVESTOR IN PEOPLE



The Patent Office
Concept House
Cardiff Road
Newport
South Wales
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.


In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

PRIORITY DOCUMENT
SUBMITTED OR TRANSMITTED IN
COMPLIANCE WITH
RULE 17.1(a) OR (b)

Signed

Dated 20 May 2003



BEST AVAILABLE COPY

Patents Form 1/77

Patents Act 1977
(Rule 16)

THE PATENT OFFICE
A
- 6 AUG 2002
NEWPORT

The
Patent
Office

1/77

Request for grant of a patent

(See notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

The Patent Office

Cardiff Road
Newport
Gwent NP10 8QQ

| | | | | |
|----|--|--|---------------------------------|----------------|
| 1. | Your reference | PHGB 020124 | | |
| 2. | Patent application number (The Patent Office will fill in this part) | 0218170.9 | | 6 AUG 2002 |
| 3. | Full name, address and postcode of the or of each applicant (underline all surnames) | KONINKLIJKE PHILIPS ELECTRONICS N.V. GROENEWOUDSEWEG 1 5621 BA EINDHOVEN THE NETHERLANDS Patents ADP Number (if you know it) 7586605002 If the applicant is a corporate body, give the country/state of its incorporation THE NETHERLANDS | | |
| 4. | Title of the invention | ELECTROLUMINESCENT DISPLAY DEVICES | | |
| 5. | Name of your agent (if you have one) | PAUL LEWIS WILLIAMSON | | |
| | "Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode) | Philips Intellectual Property & Standards Cross Oak Lane Redhill Surrey RH1 5HA Patents ADP number (if you know it) 7163322002 | | |
| 6. | If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number | Country | Priority Application number | Date of filing |
| 7. | If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application | Number of earlier application | Date of filing (day/month/year) | |
| 8. | Is a statement of inventorship and of right to grant of a patent required in support of this request? (Answer "Yes" if: a) any applicant named in part 3 is not an inventor, or b) there is an inventor who is not named as an applicant, or c) any named applicant is a corporate body. See note (d)) | YES | | |

Patents Form 1/77

9. Enter the number of sheets for any of the following items you are filing with this form.
Do not count copies of the same document.

Continuation sheets of this form

| | |
|-------------|--------|
| Description | 9 |
| Claims(s) | 3 |
| Abstract | 1 |
| Drawings | 3 only |


10. If you are also filing any of the following, state how many against each item:

Priority Documents

Translations of priority documents
Statement of inventorship and right
to grant of a patent (*Patents Form 7/77*)
Request for preliminary examination and
search (*Patents Form 9/77*)
Request for substantive examination
(*Patents Form 10/77*)
Any other documents
(*Please specify*)

11. I/We request the grant of a patent on the basis of this application.

Signature



Date

5/8/02

12. Name and daytime telephone number of person to contact in the United Kingdom

01293 81 5280

P L WILLIAMSON

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- Write your answers in capital letters using black ink or you may type them.
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- If you have answered "Yes" Patents Form 7/77 will need to be filed.
- Once you have filled in the form you must remember to sign and date it.
- For details of the fee and ways to pay please contact the Patent Office.

DESCRIPTION

ELECTROLUMINESCENT DISPLAY DEVICES

5 This invention relates to electroluminescent display devices, particularly active matrix display devices having thin film switching transistors associated with each pixel.

 Matrix display devices employing electroluminescent, light-emitting, display elements are well known. The display elements may comprise organic
10 thin film electroluminescent elements, for example using polymer materials, or else light emitting diodes (LEDs) using traditional III-V semiconductor compounds. Recent developments in organic electroluminescent materials, particularly polymer materials, have demonstrated their ability to be used practically for video display devices. These materials typically comprise one or
15 more layers of a semiconducting conjugated polymer sandwiched between a pair of electrodes, one of which is transparent and the other of which is of a material suitable for injecting holes or electrons into the polymer layer. An example of such is described in an article by D. Braun and A.J.Heeger in Applied Physics Letters 58(18) p.p. 1982-1984 (6 May 1991).

20 The polymer material can be fabricated using a CVD process, or simply by a spin coating technique using a solution of a soluble conjugated polymer. Ink-jet printing may also be used. Organic electroluminescent materials exhibit diode-like I-V properties, so that they are capable of providing both a display function and a switching function, and can therefore be used in passive type
25 displays. Alternatively, these materials may be used for active matrix display devices, with each pixel comprising a display element and a switching device for controlling the current through the display element.

 Display devices of this type have current-addressed display elements, so that a conventional, analogue drive scheme involves supplying a
30 controllable current to the display element. It is known to provide a current source transistor as part of the pixel configuration, with the gate voltage supplied to the current source transistor determining the current through the

display element. A storage capacitor holds the gate voltage after the addressing phase. However, different transistor characteristics across the substrate give rise to different relationships between the gate voltage and the source-drain current, and artefacts in the displayed image result.

5 The very low mobility of electrons and the variation of threshold voltages with time has prohibited the use of amorphous silicon TFTs for the active matrix pixels. As a result of this low mobility, amorphous silicon cannot be used to implement PMOS TFTs. The use of NMOS only transistors within the pixel circuit thus limits the use of amorphous silicon.

10 The development of TFT array technologies has been driven by the widespread use of such arrays in liquid crystal displays. Indeed, there has been much interest in improving arrays of thin film transistors (TFTs) which are used to form the switching elements for flat panel liquid crystal displays.

15 Hydrogenated amorphous silicon is currently used as the active layer in thin film transistors (TFTs) for active matrix liquid crystal displays. This is because it can be deposited in thin, uniform layers over large areas by plasma enhanced chemical vapour deposition (PECVD). However, the very low carrier mobility mentioned above reduces the switching speed of devices and prevents the use of these transistors in display driver circuitry. Amorphous
20 silicon TFTs are also relatively unstable and are useful for display applications only because the duty cycle is relatively low.

 Crystalline silicon is required for the higher speed driver circuitry, which necessitates both a driving circuit panel and a display panel within a display device, with interconnections between these two circuit types.

25 Microcrystalline silicon TFTs have been suggested as a suitable technology both for liquid crystal driver circuitry and for the pixel transistors. This proposal is driven by the desire to integrate the driver circuitry onto the same substrate as the active plate of the liquid crystal display. However, it is also not possible to form suitable PMOS TFTs from microcrystalline silicon, so
30 that the same limitations apply in the design of pixel circuits.

 Figure 1 shows a known pixel circuit for an active matrix addressed electroluminescent display device. The display device comprises a panel

having a row and column matrix array of regularly-spaced pixels, denoted by the blocks 1 and comprising electroluminescent display elements 2 together with associated switching means, located at the intersections between crossing sets of row (selection) and column (data) address conductors 4 and 6. Only a few pixels are shown in the Figure for simplicity. In practice there may be several hundred rows and columns of pixels. The pixels 1 are addressed via the sets of row and column address conductors by a peripheral drive circuit comprising a row, scanning, driver circuit 8 and a column, data, driver circuit 9 connected to the ends of the respective sets of conductors.

The electroluminescent display element 2 comprises an organic light emitting diode, represented here as a diode element (LED) and comprising a pair of electrodes between which one or more active layers of organic electroluminescent material is sandwiched. The display elements of the array are carried together with the associated active matrix circuitry on one side of an insulating support. Either the cathodes or the anodes of the display elements are formed of transparent conductive material. The support is of transparent material such as glass and the electrodes of the display elements 2 closest to the substrate may consist of a transparent conductive material such as ITO so that light generated by the electroluminescent layer is transmitted through these electrodes and the support so as to be visible to a viewer at the other side of the support. Typically, the thickness of the organic electroluminescent material layer is between 100 nm and 200nm. Typical examples of suitable organic electroluminescent materials which can be used for the elements 2 are known and described in EP-A-0 717446. Conjugated polymer materials as described in WO96/36959 can also be used.

Figure 2 shows in simplified schematic form a known pixel and drive circuitry arrangement. Each pixel 1 comprises the EL display element 2 and associated driver circuitry. The driver circuitry has an address transistor 16 which is turned on by a row address pulse on the row conductor 4. When the address transistor 16 is turned on, a voltage on the column conductor 6 can pass to the remainder of the pixel. In particular, the address transistor 16 supplies the column conductor voltage to a current source 20, which

comprises a drive transistor 22 and a storage capacitor 24. The column voltage is provided to the gate of the drive transistor 22, and the gate is held at this voltage by the storage capacitor 24 even after the row address pulse has ended.

5 The drive transistor 22 in this circuit is implemented as a PMOS TFT, so that the storage capacitor 24 holds the gate-source voltage fixed. This results in a fixed source-drain current through the transistor, which therefore provides the desired current source operation of the pixel.

10 Replacing the drive transistor 22 with an NMOS device (which would be required to enable an amorphous silicon or microcrystalline silicon implementation) does not provide correct operation of the pixel circuit, as the gate-source voltage then depends upon the anode voltage of the display element 2 (which is connected to the NMOS TFT source). The capacitor therefore does not hold the gate-source voltage constant, as required.
15 Furthermore, it is desirable to maintain the circuitry on the anode side of the LED, because it is difficult to pattern the cathode metal, so that it is not appropriate simply to invert the circuit to allow the drive transistor to be implemented as an NMOS device.

20 According to the invention, there is provided an active matrix electroluminescent display device comprising an array of display pixels, each pixel comprising:

- an electroluminescent display element;
- an amorphous silicon or microcrystalline silicon first drive NMOS
25 transistor connected between the anode of the display element and a power supply line;
- a storage capacitor between the anode of the display element and the gate of the drive transistor; and
- an amorphous silicon or microcrystalline silicon second drive NMOS
30 transistor for supplying a holding voltage to the anode of the display element.

This arrangement enables the voltage across the display element to be held while the transistor gate drive voltage is stored on the storage capacitor.

As the drive transistor is an NMOS device, the source is connected to the anode of the display element, so that this arrangement has the effect of holding the transistor source voltage to a known level while the drive voltage is stored on the storage capacitor. This enables an accurate current source pixel circuit to be implemented using NMOS transistors.

The second drive transistor is preferably connected between the power supply line and the anode of the display element. In this way, the power supply line can supply both the holding voltage and the drive voltage for driving the display element.

Alternatively, the second drive transistor can be connected between a second power supply line and the anode of the display element. This second power supply line can be shared between pixels in a row of the array.

The gate of the first drive transistor may be coupled to a data signal line, for example a column conductor, through an address transistor driven by a row conductor. A pixel drive signal is thus coupled to the pixel in known manner.

The first and second drive transistors (and all other transistors in the circuit) are preferably microcrystalline silicon TFTs comprising silicon crystallites of size 40nm – 140nm in an amorphous silicon matrix. These transistors have improved carrier mobility and yet can still be deposited using a PECVD process. If the crystallites are large enough, then extended state conduction is enhanced and the mobility increased, approximately by a factor of 10 compared to amorphous silicon layers.

The invention also provides a method of driving the pixels of an active matrix electroluminescent display device comprising an array of display pixels each having an electroluminescent display element, the method comprising:

holding the voltage across the display element by applying a holding voltage through a first amorphous silicon or microcrystalline silicon NMOS transistor, the holding voltage holding the source voltage of a second amorphous silicon or microcrystalline silicon NMOS transistor;

while holding the voltage across the display element, storing a desired gate-source voltage on a storage capacitor connected between the gate and

source of the second transistor, the gate-source voltage corresponding to a desired source-drain current for driving the display element;

removing the holding voltage from the display element; and

5 driving the desired source-drain current through the electroluminescent display element.

In this method, a holding voltage is applied to the so that the source of the drive transistor is held at a fixed potential, so that a desired gate-source voltage can be accurately stored on a storage capacitor. The desired source-drain current is then driven through the second transistor by applying a first
10 power supply voltage to the second transistor.

The invention will now be described by way of example with reference to the accompanying drawings, in which:

Figure 1 shows a known EL display device;

15 Figure 2 is a simplified schematic diagram of a known pixel circuit for current-addressing the EL display pixel;

Figure 3 shows a first example of pixel circuit according to the invention; and

20 Figure 4 shows a second example of pixel circuit according to the invention.

It should be noted that these figures are diagrammatic and not drawn to scale. Relative dimensions and proportions of parts of these figures have been shown exaggerated or reduced in size, for the sake of clarity and convenience in the drawings.

25

In accordance with the invention, amorphous or microcrystalline silicon transistors are used within the pixel structure. This requires the TFTs to be NMOS devices, as explained above.

Figure 3 shows a first example of pixel layout of the invention. The
30 same reference numerals are used to denote the same components as in Figure 2, and the pixel circuit is for use in a display such as shown in Figure 1.

In the pixel arrangement of the invention, the drive transistor 22 is implemented as an amorphous silicon or microcrystalline silicon NMOS TFT. The pixel circuitry is provided on a substrate on the anode side of the EL display element 2, and the source of the NMOS drive transistor is thus in electrical contact with anode of the EL display element.

The storage capacitor 24 is provided between the anode of the display element 2 and the gate of the drive transistor 22 and is thereby charged to the gate-source voltage of the drive transistor 22 when it is addressed. As the source is connected to the EL display element, which will not have a constant voltage drop across it, the potential of the source may vary so that a given voltage from the column conductor 6 will not necessarily result in the same gate-source voltage stored on the storage capacitor 24. To ensure that a voltage on the column conductor has a known one-to-one relationship with the resulting gate-source voltage, it is necessary to hold the voltage of the EL display element anode.

To achieve this, the pixel circuit of the invention includes a second drive NMOS transistor 30 for supplying a holding voltage to the anode of the display element 2. This holding voltage is supplied when the gate-source voltage is being transferred to the storage capacitor 24.

In the example of Figure 3, the second drive transistor 30 is connected between a second power supply line 32 and the anode of the display element 2. The second power supply line 32 is shared between pixels in a row of the array, and the second drive transistor is controlled by a gate line 34 which is also shared between pixels in a row. This arrangement thus requires two additional row conductors, in addition to the row conductor 4.

During an addressing phase, the second drive transistor 30 is turned on to hold the anode of the EL display element to the voltage on the second power supply line (less any source-drain voltage drop). The signal data voltage on the column conductor 6 then charges the storage capacitor 24 to a known gate-source voltage which corresponds to the desired source-drain current of the first drive transistor 22, which in turn corresponds to the desired level of illumination of the EL display element 2. At the end of the addressing

phase, the row conductor 4 is brought low to turn off the address transistor 16, and subsequently the gate line 34 is brought low, thereby allowing potential on the EL display element anode to vary. As this potential varies, the gate voltage varies as the gate-source voltage is preserved by the storage capacitor 24.

This circuit requires the transistor 30 to be large so that all current from the drive transistor 22 can be directed to the second power supply line 32 without any voltage drop. A large additional transistor can use pixel aperture, and Figure 4 shows an alternative pixel configuration to avoid the need for the second drive transistor 30 to pass large currents.

In Figure 4, the second drive transistor 30 is connected between the (only) power supply line 26 and the anode of the display element 2. This reduces the current requirements of the second drive transistor 30.

In an addressing phase of this pixel circuit, the power supply line 26 is held at a low potential so that the first drive transistor 22 does not conduct. Thus, the second drive transistor 30 is required only to discharge any residual charge on the EL display element 2 and to provide a charging path for the storage capacitor 24. The power supply line 26 is held low while all pixels are addressed. When addressing is finished, all address lines (row conductor 4 and gate lines 34) are brought low and the power supply line 26 is then brought high so that the LEDs light up. The flashing of the power supply line 26 will have the advantage of reduced sample and hold for motion blur reduction.

In this circuit, the row conductors 4 and the gate lines 34 may be connected together so that no increase in the number of row conductors is required. The power supply line 26 can be modulated on a row-by-row basis or on an image-by-image basis.

In the two circuits above, all transistors are NMOS transistors, which may be formed from amorphous silicon. However, a preferred technology is microcrystalline silicon TFTs. These comprise silicon crystallites of size 40nm – 140nm in an amorphous silicon matrix. The EL display element may be any known organic EL display element, including polymer EL display elements.

These pixel layouts are addressed using a method by which a voltage across the display element is held during an addressing phase, which in turn holds the source voltage of the drive transistor. While this source voltage is held, a desired gate-source voltage is stored on the storage capacitor
5 corresponding to a desired source-drain current for driving the display element. The holding voltage is then removed from the display element and the desired source-drain current is driven through the electroluminescent display element.

Whilst two examples of circuits have been given showing how the invention can be implemented, various other possibilities exist and are
10 intended to fall within the scope of the claims. The various modifications will be apparent to those skilled in the art.

CLAIMS

1. An active matrix electroluminescent display device comprising an array of display pixels, each pixel comprising:
 - 5 an electroluminescent display element;
 - an amorphous silicon or microcrystalline silicon first drive NMOS transistor connected between the anode of the display element and a power supply line;
 - a storage capacitor between the anode of the display element and the
 - 10 gate of the drive transistor; and
 - an amorphous silicon or microcrystalline silicon second drive NMOS transistor for supplying a holding voltage to the anode of the display element.
2. A device as claimed in claim 1, wherein the second drive transistor is
- 15 connected between the power supply line and the anode of the display element.
3. A device as claimed in claim 1, wherein the second drive transistor is connected between a second power supply line and the anode of the display
- 20 element.
4. A device as claimed in claim 3, wherein the second power supply line is shared between pixels in a row of the array.
- 25 5. A device as claimed in any preceding claim, wherein the gate of the first drive transistor is coupled to a data signal line through an address transistor.
6. A device as claimed in claim 5, wherein the data signal line comprises a column conductor shared between pixels in a column of the array.

7. A device as claimed in claim 5 or 6, wherein the gate of the address transistor is coupled to a row conductor shared between pixels in a row of the array.

5 8. A device as claimed in any preceding claim, wherein the first and second drive transistors comprise microcrystalline silicon TFTs comprising silicon crystallites of size 40nm – 140nm in an amorphous silicon matrix.

9. A method of driving the pixels of an active matrix electroluminescent display device comprising an array of display pixels each having an electroluminescent display element, the method comprising:

10 holding the voltage across the display element by applying a holding voltage through a first amorphous silicon or microcrystalline silicon NMOS transistor, the holding voltage holding the source voltage of a second amorphous silicon or microcrystalline silicon NMOS transistor;

15 while holding the voltage across the display element, storing a desired gate-source voltage on a storage capacitor connected between the gate and source of the second transistor, the gate-source voltage corresponding to a desired source-drain current for driving the display element;

20 removing the holding voltage from the display element; and

driving the desired source-drain current through the electroluminescent display element.

10. A method as claimed in claim 9, wherein the desired source-drain current is driven through the second transistor by applying a first power supply voltage to the second transistor.

11. A method as claimed in claim 10, wherein the first power supply voltage is not applied to the second transistor while the voltage across the display element is held.

12. A method as claimed in claim 11, wherein the first power supply voltage and the holding voltage are provided by a shared power supply line.

13. A method as claimed in any one of claims 9 to 12, wherein storing a
5 desired gate-source voltage on a storage capacitor comprises coupling data from a data signal line to the storage capacitor through an address transistor.

ABSTRACT

ELECTROLUMINESCENT DISPLAY DEVICES

5 An active matrix electroluminescent display device has pixels using an
amorphous silicon or microcrystalline silicon drive NMOS transistor (22)
connected between the anode of the display element (2) and a power supply
line (26). A storage capacitor (24) is connected between the anode of the
display element and the gate of the drive transistor (22). An amorphous silicon
10 or microcrystalline silicon second drive NMOS transistor (30) supplies a
holding voltage to the anode of the display element (2). This arrangement
enables the voltage across the display element to be held while the transistor
gate drive voltage is stored on the storage capacitor. This enables an
accurate current source pixel circuit to be implemented using NMOS
15 transistors.

[Fig. 3]




FIG. 2




FIG. 3




FIG. 4